1.2 Design Flow
Figure 1.10 shows the sequence of steps to design an ASIC; we call this a
. The steps are listed below (numbered to correspond to the labels in Figure 1.10) with a brief description of the function of each step.
FIGURE 1.10 ASIC design flow.
Enter the design into an ASIC design system, either using a
hardware description language
Use an HDL (VHDL or Verilog) and a logic synthesis tool to produce a
—a description of the logic cells and their connections.
Divide a large system into ASIC-sized pieces.
Check to see if the design functions correctly.
Arrange the blocks of the netlist on the chip.
Decide the locations of cells in a block.
Make the connections between cells and blocks.
Determine the resistance and capacitance of the interconnect.
Check to see the design still works with the added loads of the interconnect.
Steps 1–4 are part of
, and steps 5–9 are part of
. There is some overlap. For example, system partitioning might be considered as either logical or physical design. To put it another way, when we are performing system partitioning we have to consider both logical and physical factors. Chapters 9–14 of this book is largely about logical design and Chapters 15–17 largely about physical design.