CHAPTER 2

Power considerations in sub-micron digital CMOS


Prev TOC Next

2.1. Introduction

To optimize the power dissipation of mixed level systems a low-power methodology should be applied throughout the design process from system-level to process-level while keeping the same performance of the system. Low-power design methodologies can be considered at several abstraction levels as system, algorithmic ,architectural, logical and physical (device/process) as illustrated in fig.2.1. The process technology is under the control of process and device engineers. The other levels can be controlled by the design engineer.

Fig.2.1: The levels of abstraction for power considerations

Low-power techniques at the highest level of abstraction as algorithmic and architectural can lead to power savings of several orders of magnitude. At this level of abstraction, power analysis allows an early prediction and optimization of the power of a system.

Starting from fundamental/physical limits we are discussing afterwards the practical limits of power in digital, mostly at the architecture level. The fundamental limits are asymptotic limits and they cannot provide realistic comparisons between possible solutions. At architecture level, it is possible to find relations between power and signal to noise which provide a comparison basis with analog solutions. Because the computational power of an algorithm implemented in one chip solution dominates, we have made some considerations regarding the computational power. A simple example of a digital filter shows how power can be saved at the architecture level. Last but not least, ways to low-power in digital are being discussed. They will provide some input for the analog part of this thesis.


Harris

Featured Video
Jobs
Product Manager for CHA Consulting, Inc. at Boston, Massachusetts
Software Developer for CHA Consulting, Inc. at Norwell, Massachusetts
Geospatial Analyst/Programmer for LANDIQ at Sacramento, California
System Designer/Engineer for Bluewater at Southfield, Michigan
Director of Process Engineering. for Tekni-Plex at Toledo, Ohio
Senior Structural Engineer for Wiss,Janney, Estner Assoicates, Inc at houston, Texas
Upcoming Events
GEOINT 2018 Symposium at 333 S Franklin St Tampa FL - Apr 22 - 25, 2018
GITA Pacific Northwest Annual Conference at Mukilteo WA - Apr 23 - 24, 2018
FME World Tour 2018 at Frankfurt Germany - Apr 24, 2018
GENEQ
Canon: oce crystalPoint
Teledyne Optech
Teledyne:



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise