REMINDER: MEDIA ALERT: Verific Exhibits at 49th Design Automation Conference and Hosts DAC Tuesday Night Reception

ALAMEDA, CA -- (Marketwire) -- Jun 05, 2012 -- AT DAC BOOTH #1807

WHO: Verific Design Automation, supplier of industry-standard, IEEE-compliant SystemVerilog and VHDL parsers and elaborators

WHAT:
Will exhibit at the 49th Design Automation Conference in booth #1807 and host the DAC Tuesday Night Reception

WHEN:
Exhibits will be open Monday-Wednesday, June 4-6, from 9 a.m.-6 p.m. The Tuesday Night Reception will be held from 6-7 p.m.

WHERE:
Moscone Center, South Hall, San Francisco. The Tuesday Night Reception will be held in Room 303/Outside Terrace.

WHY:
Verific's DAC theme, "Build Your Own Register Transfer Level (RTL) Tools," invites computer-aided design (CAD) managers and system-on-chip (SoC) designers to find out how they can build their own internal RTL-based electronic design automation (EDA) tools with Verific's Perl application program interface (API).

Verific's software is also to be found in 32 other DAC exhibitor booths, serving as the front end to EDA and FPGA analysis, simulation, verification, synthesis, emulation and test tools. The Verific Parser Platform includes support for SystemVerilog, Verilog, VHDL and UPF.

For more details about Verific, visit www.verific.com.

Information on DAC can be found at www.dac.com.

About Verific Design Automation
Verific Design Automation, with offices in Alameda, Calif., and Kolkata, India, provides de facto standard front-end solutions supporting SystemVerilog, Verilog and VHDL design. Verific's software is used worldwide by the EDA and semiconductor community in synthesis, simulation, formal verification, emulation, debugging, virtual prototyping, and design-for-test applications, which combined have shipped more than 40,000 copies. Corporate headquarters is located at: 1516 Oak Street, Suite 115, Alameda, Calif. 94501. Telephone: (510) 522-1555. Facsimile number: (510) 522-1553. Email: Email Contact. Website: www.verific.com.

Verific Design Automation acknowledges trademarks or registered trademarks of other organizations for their respective products and services.

For more information, contact:
Nanette Collins 
Public Relations for Verific 
(617) 437-1822

Email Contact  





Review Article Be the first to review this article
Harris

Trimble Catalyst

Featured Video
Jobs
Geospatial Intelligence Analyst for Quick Services LLC at Fort Bragg, NC
Geospatial Analyst for Vencore at Suitland, MD
Intelligence and Image Analyst for Boeing at Las Cruces, NM
Senior Design Engineer for Kaman at Gilbert, AZ
Mgr Mechanical Engineering 2 for Northrop Grumman at Melbourne, FL
Architectural Designer II for AECOM at New York, CA
Upcoming Events
Geospatial World Forum 2017 at Hyderabad International Convention Center P.O Bag 1101, Cyberabad Post Office Hyderabad Telangana India - Jan 23 - 25, 2017
GMP Compliance for Quality Control Laboratories 2016 at Andheri Kurla Road, Sahar Village Mumbai, Maharashtra India - Jan 23 - 24, 2017
DGI 2017 at QEII Centre London United Kingdom - Jan 23 - 25, 2017
Esri's annual Geodesign Summit 2017 at Esri's Headquarters Redlands CA - Jan 24 - 26, 2017
Teledyne:
CADalog.com - Countless CAD add-ons, plug-ins and more.



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy