Origins of Silicon Valley’ Is Keynote Topic of International Wafer-Level Packaging Conference (IWLPC)

June 18, 2013,Minneapolis, MN - SMTA and Chip Scale Review magazine are pleased to announce the keynote presentation for the 10th Anniversary of the International Wafer-Level Packaging Conference, November 5-7, 2013 in San Jose, CA.  Paul Wesling will give an exciting and colorful history of electronics device technology development and innovation in his presentation, "The Origins of Silicon Valley: Why and How It Happened Here."

Paul’s presentation follows the history of electronics development that began in San Francisco and Palo Alto, moved down the Peninsula, and ended up in the Santa Clara Valley during and following World War II. Attendees will learn about some of the colorful characters -- Lee DeForest, Bill Eitel, Charles Litton, Fred Terman, David Packard, Bill Hewlett and others -- who came to define the worldwide electronics industries through their inventions and process development.

Paul Wesling has worked at GTE, Amdahl, Tandem Computers, Hewlett Packard and several start-ups, in R&D, design, and manufacturing technology. Assignments included bubble memory development, IC packaging, multi-chip modules, thermal management, reliability, and executive management, as well as developing advanced technology and professional skills courses for the technical staff. A Fellow of the IEEE, he received the IEEE Centennial Medal, the CPMT Distinguished Service award, and the IEEE's Third Millennium Medal, and served as the CPMT Society's vice president of publications for 22 years. Now retired, he is communications director for the IEEE's SF Bay Area Council and the editor of the Council's GRID Magazine. Paul earned his BS-EE and his MS-Materials Science, both from Stanford University. From his extensive career, Paul has had a clear view of the developments in Silicon Valley over the past 4 decades.

Now in its 10th year, IWLPC brings together some of the semiconductor industry's most respected authorities addressing all aspects of wafer-level, 3D, TSV, and MEMS device packaging.

Visit http://www.iwlpc.com for more information. 

The SMTA membership is an international network of professionals who build skills, share practical experience and develop solutions in electronic assembly technologies, including microsystems, emerging technologies, and related business operations. 

Chip Scale Review, now in its 16th year, is the leading international magazine serving the semiconductor, IC and electronic device packaging market.



Contact: 

Patti Hvidhyld
952-920-7682
patti@smta.org  




Review Article Be the first to review this article
Teledyne Optech:

Harris

Jobs
Geospatial Analyst - Senior for BAE Systems Intelligence & Security at Springfield, VA
Geospatial Systems Administrator for BAE Systems Intelligence & Security at arnold, MO
Urban Designer - Urban Design/Planning for SERA Architects, Inc at Portland, OR
Upcoming Events
Geospatial World Forum 2018 at Hyderabad International Convention Centre Hyderabad India - Jan 16 - 19, 2018
2018 Annual Convention of Virginia Association of Surveyors at 24 S. Market St Staunton VA - Jan 18 - 20, 2018
ArcGIS: Introduction at Environmental and Natural Resource Building 14 College Farm Rd New Brunswick NJ - Feb 1 - 22, 2018
International LiDAR Mapping Forum at Hyatt Regency 650 15th Street, Denver CO - Feb 5 - 7, 2018
Teledyne Optech
University of Denver GIS Masters Degree Online
CADalog.com - Countless CAD add-ons, plug-ins and more.



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise