HDL Design House Seminar: The Verification Challenge

Belgrade, Serbia – October 22nd, 2013 ----- HDL Design House, provider of high performance digital and analog IP cores and SoC design and verification services, will organize a full day seminar in Switzerland providing in-depth presentations about the challenges in today's verification of FPGA and ASIC. The seminar will include presentations from HDL Design House Verification experts, Cadence Design Systems, Germany, and uBlox Digital IC Design team.

When/Where

Tuesday, November 26th, 2013
9.00 am - 4.00 pm, lunch included
Boldern conference center
Tagungszentrum
Boldernstrasse 83
CH-8708 Männedorf
http://www.boldern.ch
To register for the seminar please visit:
http://www.hdl-dh.com/seminar.html

Participation is free of charge. Lunch and refreshments will be served.
The seminar is relevant for design & verification managers and engineers and semiconductor professionals. 

Agenda and Speakers' Topics:

9.00 - 9.30 Coffee & Registration

9.30 - 10.15 HDL Design House - Verification Expertise and PortfolioPredrag Markovic, HDL DH CEO
Bogdan Bizic, HDL DH Managing Director
HDL Design House delivers leading-edge digital and analog design and verification services and products in numerous areas of SoC and complex FPGA designs. The company also develops digital and analog IP cores and offers back-end services.

10.15 - 11.15 Background, Motivation & Trends in Verification

Olivera Stojanovic, Senior Staff Verification Engineer, HDL DH
The presentation outlines the need for functional and constrained-random verification, as the best option. Benefits and key elements of Constrained Random verification are presented. The presentation also shows the latest trends in verification languages and methodology.

11.15 - 11.30 Coffee Break

11.30 - 12.30 Verification Setup and Flow
Olivera Stojanovic, Senior Staff Verification Engineer, HDL DH
The presentation addresses the topic on methodology and reuse, explaining how to create VIP and the typical VIP structure. Reusability of VIP will be described through module and top level verification. The stages of a module level verification project based on HDL DH experience will be outlined.

12.30 - 13.30 Lunch 

13.30 - 14.15 Overview of the VIP landscape from Cadence
Manfred Lehmann, Senior Account Executive
Martin Blank, Cadence Design Systems
IP Factory: Overview and IP Portfolio. The presentation provides definition of VIP and what they contain and explains the need and use of VIPs. Finally, an overview of Cadence offering in the domain of VIP is given.

14.15 - 14.45 Challenges in building the top level verification environment

Dr Jasna Mrcarica, Digital IC Design Engineer, u-blox AG
The process of building the top level verification environment is presented. Topics such as top level UVM testbench architecture and UVCs selection, HW/SW co-verification usingthe C-tests are addressed.

14.45 - 15.00 Coffee Break 

15.00 - 15.45 Hardware/Software Co-Verification
Marko Olujic, Senior Verification Engineer, HDL DH
Controlling embedded software execution by using mailbox implemented inside system memory. In this way, steps through which embedded software goes are determined by external randomization of variables used by software and by choosing externally which parts of the software will be executed. Thus, hardware behavior can be predicted and verified along with software.

15.45 - 16.00 Wrap-up & Networking 


Contact: 

Milena Jovanovic 
Marketing Manager 
HDL Design House
Phone: +381 (0) 114145557
Email: m-jovanovic@hdl-dh.com 

Frank Werner
Account Manager 
HDL Design House
Phone: +49 9531 9414401
Email: Email Contact




Review Article Be the first to review this article
What does GIS freedom look like?   Join the #FreeYourGIS webinar series   to find out.

Harris

Featured Video
Jobs
Management Analys for City of Lenexa at Lenexa, Kansas
Senior Geographic Information System Specialist for City of Ithaca at ithaca, New York
Pilot for Geomni, Inc at Lehi, Utah
GIS Analyst for Institute for Children and Poverty at New York, California
Information Technologist II for Michigan State University at East Lansing, Michigan
Upcoming Events
2018 Ohio GIS Conference at Hyatt Regency 350 North High Street Columbus OH - Sep 24 - 26, 2018
C4ISR 2018 at Radisson Blu Hotel Salwa Kuwait - Sep 24 - 25, 2018
Integrated Digital Built Environment (IDBE) 2018 at Singapore - Sep 25 - 26, 2018
The Open Geospatial Consortium (OGC) 2018 at 460 Alexandra Road 07-01 PSA Building Singapore - Sep 25 - 27, 2018
University of Denver GIS Program
Teledyne Optech
Teledyne:



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise