Arasan Chip Systems Announces Availability of ONFI 3.2 NAND Flash Controller IP & PHY Solution

Arasan’s NAND Flash Controller IP and NV-DDR2 PHY achieve 533 MB/s enabling high performance storage devices.

May 29, 2014 -- Arasan Chip Systems, Inc. (“Arasan”), a leading provider of Total IP Solutions for mobile and storage applications, announces today the availability of ONFI 3.2 NAND Flash Controller IP & PHY, including ONFI 3.2 compatible NV-DDR2 I/O pads, providing 533 MB/s performance.

To meet the ever increasing demand of faster data transfer rates in SSD and mobile storage applications, the ONFI 3.2 specification enables performance of 533 MB/s using an NV-DDR2 interface. This represents a 33% performance boost from ONFI 3.1 with 400 MB/s interface.

Register for the ONFI 3.2 webinars here

Focusing on high performance and high reliability, Arasan’s ONFI 3.2 NAND Flash IP solution comprises of a high performance digital controller IP core, analog PHY, and hardened ONFI 3.2 compatible I/O pads supporting 1.8v and 3.3v operation.  Compliant to the ONFI 3.2 electrical interface, Arasan’s IP core solution, delivered in RTL including synthesizable DLL and PLL, supports NV-DDR2 up to the specification’s full 533 MB/s. The ONFI 3.2 compatible I/O pads support NV-DDR2 operation at 1.8v.  These pads differ from typical high speed DDR I/O pads in that they also support 3.3v I/O operation to enable backward compatibility with ONFI 2.3. The combined Controller IP, analog PHY and the I/O pads shortens time-to-market by reducing SoC designers’ development time otherwise spent on ensuring high speed signal integrity.

Arasan’s ONFI 3.2 NAND controller IP supports SLC, MLC, and TLC NAND Flash up to 1024Gb, synchronous and asynchronous NAND interfaces, page size up to 16KB, BCH ECC engine correcting 32-bit or more errors, and eight chip-selects.  Arasan’s ONFI 3.2 NAND Flash Controller IP interfaces to the system’s AXI, AHB or OCP bus.  Arasan also provides ONFI 3.2 software stack and drivers.


Arasan’s ONFI 3.2 NAND Controller Total Solution, including Controller IP core with DLL & PLL delivered in RTL, ONFI 3.2 I/O pads delivered in GDSII, and the optional ONFI 3.2 PHY with DLL & PLL delivered in GDSII are available now.  For more information:

About Arasan

Arasan Chip Systems is a leading provider of Total IP Solutions for mobile storage and connectivity applications. Arasan’s high-quality, silicon-proven, Total IP Solutions include digital IP cores, analog PHY interfaces, verification IP, hardware verification kits, protocol analyzers, software stacks and drivers, and optional customization services for MIPI, USB, UFS, SD, SDIO, MMC/eMMC, UFS, and many other popular standards. Arasan’s Total IP products serve system architects and chip design teams in mobile, gaming and desktop computing systems that require silicon-proven, validated IP, delivered with the ability to integrate and verify both digital, analog and software components in the shortest possible time with the lowest risk.

Unlike many other IP providers, Arasan’s Total IP Solution encompasses all aspects of IP development and integration, including analog and digital cores, hardware development kits, protocol analyzers, validation IP and software stacks and drivers and optional architecture consulting and customization services. Based in San Jose, CA, USA, Arasan Chip Systems has a 17 year track record of IP and IP standards development leadership.


Ron Mabry                                                                             
Arasan Chip Systems, Inc.                                                
408-282-1600 x108                                                           
Email Contact

Sam Beal
Arasan Chip Systems, Inc.
408-282-1600 x134
Email Contact 



Review Article Be the first to review this article


IT Analyst III (GIS) for Orange County Sanitation District at Fountain Valley, CA
CAD Design Specialist I for Waterpik, Inc. at Fort Collins, CO
Upcoming Events
MAGIN's 26th Annual Conference at Michigan Hagerty Conference Center and Park Place Hotel Downtown Traverse City Michigan - Jun 4 - 6, 2017
GEOINT Cesium Exploration Seminar at Henry B. Gonzalez Convention Center 900 E Market St San Antonio TX - Jun 4, 2017
GEOINT 2017 Symposium at 900 E Market St San Antonio TX - Jun 4 - 7, 2017
University of Denver GIS Masters Degree Online
GEOINT2017 - Countless CAD add-ons, plug-ins and more.

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy