DVCon 2015 Announces Advanced Program; Registration Open

LOUISVILLE, Colo. — (BUSINESS WIRE) — December 10, 2014 — The 2015 Design and Verification Conference (DVCon) Advanced Program is now available online and registration is open. DVCon, sponsored by Accellera Systems Initiative, will be held March 2-5, 2015, at the DoubleTree Hotel in San Jose, California.

Accellera Day will be held Monday, March 2 and will include sessions on SystemVerilog design, SystemC design, and low power, as well as a luncheon topic, “What is needed to Drive Design Efficiency?”

The program includes a keynote address, “Smart Design from Silicon to Software,” by Dr. Aart de Geus, chairman and co-CEO of Synopsys, on Tuesday, March 3 at 1:30 p.m. There will be two panel sessions held on Wednesday, March 4: “Art or Science” at 8:30 a.m. and “SystemC – Forever a Niche Player or Rising Star of Chip Design?” at 1:30 p.m.

"DVCon is a combination of engineers learning from peer professionals, getting exposure to new and innovative products, and exchanging ideas for creative solutions to improve productivity and deal with emerging challenges in design and verification of next generation SoCs – a true, multi-dimensional learning experience,” stated Yatin Trivedi, DVCon 2015 general chair.

There are numerous opportunities for peer-to-peer discussions during the conference. The Booth Crawl reception on Monday evening and Exhibits Reception on Tuesday and Wednesday evenings during the conference provide an excellent platform for attendees to network.

For the complete DVCon 2015 schedule, including a list of sessions, tutorials and sponsored luncheons and events, visit www.dvcon.org. To view the videos from the DVCon 2014 tutorials, visit http://www.accellera.org/resources/videos/.

DVCon is the premier conference for discussion of the functional design and verification of electronic systems. DVCon is sponsored by Accellera Systems Initiative, an independent, not-for-profit organization dedicated to creating design and verification standards required by systems, semiconductor, intellectual property (IP) and electronic design automation (EDA) companies. For more information about Accellera, please visit www.accellera.org. For more information about DVCon, please visit www.dvcon.org. Follow DVCon on Facebook https://www.facebook.com/DvCon or @dvcon on Twitter or to comment, please use #dvcon.

 



Contact:

MP Associates, Inc.
Nannette Jordan, 303-530-4562
Email Contact
or
HighPointe Communications
Barbara Benjamin, 503-209-2323
Email Contact




Review Article Be the first to review this article
Trimble

Harris

Featured Video
Jobs
GIS Software Developer for UDC at Englewood, CO
GIS Analyst for G2 Partners LLC at San Ramon, CA
Vice President, Transportation Services for Associated General Contractors of New York State at Albany, NY
Structural Engineer for The Planate Management Group LLC at Perry Point, MD
ENVIRONMENTAL GRAPHIC DESIGNER for Blitz at San Francisco, CA
Senior Mechanical Engineer for Albert Kahn and Associates at Detroit, MI
Upcoming Events
GIS-PRO 2017 at Jacksonville FL - Oct 23 - 26, 2017
GEO WEEK 2017 at Washington DC - Oct 23 - 27, 2017
Commercial UAV EXPO Americas at The Westgate Resort Las Vegas NV - Oct 24 - 26, 2017
6th International Colloquium on Scientific and Fundamental Aspects of GNSS / Galileo at Technical University of Valencia Valencia Spain - Oct 25 - 27, 2017
Teledyne Optech
Teledyne:
CADalog.com - Countless CAD add-ons, plug-ins and more.



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise