Aldec Announces HES-7, the Largest Off-The-Shelf Xilinx Virtex-7 FPGA Prototyping System at up to 288 Million ASIC Gates Capacity

HENDERSON, Nev. — (BUSINESS WIRE) — February 9, 2015Aldec, Inc., a pioneer in mixed HDL language simulation and hardware-assisted verification solutions for system and ASIC designs, today unveils the largest in the industry, off-the-shelf Xilinx® Virtex®-7 prototyping system for SoC and ASIC designs, offering up to 288 million ASIC gates capacity. The newest board, HES-7™ (HES7VX12000BP), contains six Xilinx Virtex-7 2000T FPGAs in FLG1925 package delivering up to 72 million ASIC gates capacity per board, and by adding up to three additional boards, the FPGA prototyping system is scalable up to 288 million ASIC gates with the Aldec Backplane (HES7-BPx4).

“We are pleased with the expansion of the HES-7 family,” said Zibi Zalewski, General Manager of Aldec’s Hardware Products Division. “We began backplane-based prototyping architecture with dual Virtex-7 2000T boards that offered the ability to scale up to eight FPGAs. Today our newest board is the largest turnkey, off-the-shelf Virtex-7 prototyping board with six FPGAs on the single board and up to 24 with Backplane configuration, giving capacity, interconnections and scalability to accommodate the largest SoC projects.”

The new HES-7 FPGA board provides nine FMC connectors, a total of 648 differential pairs for external FMC compliant daughter cards (legacy or new hardware), while internal FPGA to FPGA connections are a total of 977 differential pairs per board with an additional common bus for debugging purposes. The control FPGA Xilinx Virtex-7 690T is now connected with high speed interfaces such as Ethernet 1 GB and 40 GB (QSFP+), USB3.0 and PCIe x16/x8 for the most advanced design support.

HES-7 can be used for traditional high speed prototyping with a control utility for FPGA programming and board configuration. HES-7 also offers the unique advantage of serving as a hardware platform for advanced verification modes of Aldec HES-DVM™ simulation acceleration and emulation without requirements for dedicated hardware.

For additional information, visit www.aldec.com/products/HES-7.

About Aldec

Aldec, Inc., established in 1984 and headquartered in Henderson, Nevada, is an industry leader in Electronic Design Verification and offers a patented technology suite including: RTL Design, RTL Simulators, Hardware Emulation, Hardware Acceleration, FPGA Prototyping Systems, Design Rule Checking, CDC Verification, IP Cores, Requirements Lifecycle Management, DO-254 Functional Verification and Military/Aerospace solutions. www.aldec.com

© 2015 Aldec, Inc. All rights reserved worldwide. Aldec is a registered trademark of Aldec, Inc. All other trademarks or registered trademarks are the property of their respective owners.



Contact:

Aldec, Inc.
Lori Nguyen, 702-990-4400
Senior Marketing Director
Hardware Division
Email Contact




Review Article Be the first to review this article

Harris

Featured Video
Jobs
Mechanical Engineer I for Air Techniques, Inc at Melville, NY
Proposal Support Coordinator for Keystone Aerial Surveys at Philadelphia, PA
Upcoming Events
GIS Cloud Workshop In Syracuse, New York at Syracuse NY - Aug 22, 2017
ENVI Analytics Symposium 2017 at The Brown Palace Hotel & Spa Denver Colorado - Aug 22 - 24, 2017
GeoSmart Asia 2017 at Putrajaya International Convention Centre (PICC) Putrajaya Malaysia - Aug 22 - 24, 2017
GENEQ
Teledyne Optech
University of Denver GIS Masters Degree Online
Teledyne:
InterDrone2017
CADalog.com - Countless CAD add-ons, plug-ins and more.



Internet Business Systems © 2017 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy