Calypto's Chief Architect to Discuss "Sequential Optimizations for Low Power Design" During In-Stat Microprocessor Forum Technical Session

SANTA CLARA, Calif.—(BUSINESS WIRE)—May 17, 2007— Anmol Mathur, chief architect at Calypto(TM) Design Systems Inc., the leader in sequential analysis technology, will present at the In-Stat Microprocessor Forum technical session on Power Efficient Performance for Multimedia Applications. Mathur's presentation, titled, "Sequential Optimizations for Low Power Design," will describe several power optimization techniques, their tradeoffs and the impact on verification Monday, May 21, from 8 a.m. to 12:30 p.m., at the DoubleTree Hotel in San Jose, Calif.

Also, Calypto will offer demonstrations of its low-power solutions, including new PowerPro(TM) CG (Clock Gating) and SLEC(TM) (Sequential Logic Equivalence Checking), during the Microprocessor Forum Expo and Demo Showcase Tuesday, May 22, from 5-8 p.m.

PowerPro CG reduces power consumption by applying sequential analysis at the register transfer level (RTL) to identify micro-architectural optimizations for a lower power circuit. By analyzing the sequential behavior of synthesizable RTL across multiple clock cycles, it identifies regions of a chip that can be clock gated to reduce dynamic power. PowerPro then automatically generates the clock-gating enable logic, providing consistently better results in significantly less time than the error prone, time consuming manual techniques used by design teams today.

For more details on Calypto, SLEC and PowerPro CG, visit: http://www.calypto.com.

Information on the In-Stat Microprocessor Forum can be found at: http://www.instat.com/mpf/07/.

About Calypto

Founded in 2002, Calypto Design Systems, Inc. enables SoC design teams to bridge System and RTL for semiconductor design, saving millions of dollars in design costs and silicon re-spins. It delivers software products to leading edge semiconductor and systems companies worldwide. Calypto is privately held with venture funding from Cipio Partners, JAFCO Ventures, Tallwood Venture Capital and Walden International. It is a member of the Cadence Connections program, the IEEE-SA, Synopsys SystemVerilog Catalyst Program and the Mentor Graphics OpenDoor program. Corporate Headquarters is located at: 2933 Bunker Hill Lane, Suite 202, Santa Clara, Calif. 95054. Telephone: (408) 850-2300. Email: info@calypto.com. More information about Calypto may be found at: www.calypto.com

Calypto, PowerPro and SLEC are trademarks of Calypto Design Systems Inc. Other products and company names may be trademarks or registered trademarks of their respective companies.

Contact:

Nanette Collins, 617-437-1822
Public Relations for Calypto Design Systems
Email Contact




Review Article Be the first to review this article

Harris

Featured Video
Jobs
Product Manager for CHA Consulting, Inc. at Boston, Massachusetts
GIS Data Analyst for CostQuest Associates, Inc. at Cincinnati, Ohio
Software Developer for CHA Consulting, Inc. at Norwell, Massachusetts
Geospatial Analyst/Programmer for LANDIQ at Sacramento, California
Mechanical Engineer for Allen & Shariff Corporation at Pittsburgh, Pennsylvania
System Designer/Engineer for Bluewater at Southfield, Michigan
Upcoming Events
Locate 2018 at Pier 27, The Embarcadero San Francisco CA - May 30 - 31, 2018
2nd WY UAV Symposium at UW Convention Center 2229 Grand Ave LARAMIE WY - May 30 - 31, 2018
GeoIntelligence Asia at NEW DELHI India - Jun 4 - 5, 2018
SPAR 3D & AEC Next Technology Expo + Conference at Anaheim Convention Center Anaheim CA - Jun 5 - 7, 2018
Teledyne Optech
Bentley: -YII 2018 Awards



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise