Mentor Graphics Olympus-SoC Place-and-Route System Qualifies for TSMC 40nm Processes

WILSONVILLE, Ore.—(BUSINESS WIRE)—December 11, 2008— Mentor Graphics Corporation (Nasdaq: MENT) today announced the qualification and immediate availability of its Olympus-SoC™ place-and-route system for chip designs targeting TSMC's 40nm process. These include the efficient 40nm (LP) process for handheld and wireless devices, and the 40nm General Purpose (G) for performance-oriented CPU, GPU, game consoles and networking devices. Olympus-SoC provides a multi-corner, multi-mode driven IC implementation platform that concurrently optimizes timing, power, signal integrity, and manufacturing variability.

“We worked with Mentor Graphics to qualify Olympus-SoC for our 40nm process,” said S.T. Juang, senior director of design infrastructure marketing at TSMC. “We are looking for a place and route system that can meet our requirements and pass our qualification process. All our requirements were met and we expect designers to benefit as they move to TSMC’s most advanced production process.”

In addition to being qualified by fulfilling TSMC’s 40nm process requirements, Mentor’s next generation Olympus-SoC place-and-route system concurrently analyzes and optimizes for variations in process corners, manufacturing, and design modes. Based on patented multi-corner, multi-mode technology and an ultra-compact data model, it comprehensively addresses the performance, capacity, time-to-market, and variability challenges occurring at the leading-edge process nodes. Product highlights include adaptive variability engine, multi-corner multi-mode clock tree synthesis, DFM-driven routing, embedded signoff quality timing engine, multi-corner multi-mode signal integrity (SI), and advanced chip assembly capabilities. In addition, the Olympus-SoC system now provides task-oriented parallelism technology that allows timing analysis and optimization tasks to run in parallel to deliver up to seven times improvement in timing analysis run times, and up to four times improvement in design closure times using eight CPU cores. The solution is proven with multiple tapeouts in various application segments.

“TSMC is a critical partner for Mentor Graphics, and we’ve had great success working together to provide the most advanced solutions for physical verification, DFM, and DFT technologies, now qualified for Reference Flow 9.0,” said Joseph Sawicki, vice president and general manager for the design-to-silicon division at Mentor Graphics. “The addition of our Olympus-SoC system completes Mentor’s design-to-silicon flow for TSMC customers, giving them the most complete, robust and production proven IC implementation solution available.”

About Mentor Graphics

Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $850 million and employs approximately 4,450 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.

(Mentor Graphics is a registered trademark and Olympus-SoC is a trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners).



Contact:

Mentor Graphics
Gene Forte, 503-685-1193
Email Contact
or
Sonia Harrison, 503-685-1165
Email Contact




Review Article Be the first to review this article
Harris

Featured Video
Jobs
Geospatial Analyst - Senior for BAE Systems Intelligence & Security at Springfield, VA
Geospatial Systems Administrator for BAE Systems Intelligence & Security at arnold, MO
Senior Mechanical Engineer for BAE Systems Intelligence & Security at Arlington, VA
Sr Mechanical Design Engineer for Medtronic at mounds view, MN
Director of Process Engineering. for Tekni-Plex at Toledo, OH
Senior Structural Engineer for Wiss,Janney, Estner Assoicates, Inc at houston, TX
Upcoming Events
ArcGIS: Introduction at Environmental and Natural Resource Building 14 College Farm Rd New Brunswick NJ - Feb 1 - 22, 2018
International LiDAR Mapping Forum at Hyatt Regency 650 15th Street, Denver CO - Feb 5 - 7, 2018
Automated ISR & Battle Management Summit at Mary M. Gates Learning Center Alexandria VA - Feb 13 - 14, 2018
2018 Los Angeles Geospatial Summit at USC Radisson Hotel 3540 S Figueroa St. Los Angeles CA - Feb 23, 2018
Teledyne Optech
Teledyne:
CADalog.com - Countless CAD add-ons, plug-ins and more.



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise