Verification Special Session at DAC 2009 to Discuss Advances in Debugging

MUNICH & MOUNTAIN VIEW, Calif. — (BUSINESS WIRE) — July 29, 2009 A panel of EDA industry experts representing leading-edge companies and world-renowned universities will address recent advances to ease and speed property and design debugging, in a special session at this year’s DAC. Debugging of RTL that failed verification is the largest manual burden in chip design today. It takes 30 to 35% of the total design time as it adds uncertainties and costs. A failure trace returned in simulation, property checking and assertion-based methods is not enough – leaving users with the question “Okay, where is the bug?” and an often lengthy debugging session. Productivity is stymied until the bug is found, often involving time-consuming iterations between verification and design engineers. This special session chaired by Eli Singerman of Intel Corp. and organized by Rolf Drechsler of the University of Bremen will tackle such issues as tool advances to accelerate root cause analysis of failures, automation in RTL and post-silicon debug, how formal techniques can speed debugging, and RTL debugging techniques based on information from higher abstraction levels. Six short papers will be presented, and a half-hour interactive discussion will wrap up the session.

PANELISTS:

--   Gila Kamhi, Principal Engineer, Intel
-- Rajeev Ranjan, CTO, Jasper Design Automation
-- Adriana Maggiore, Principal Application Engineer, OneSpin Solutions
-- Masahiro Fujita, Professor, University of Tokyo
-- Andreas Veneris, Professor, University of Toronto
-- Valeria Bertacco, Professor, University of Michigan
 

WHEN:

Thursday, July 30, 2009, 9 - 11 a.m.

 

WHERE:

Moscone Center, Room 133
747 Howard Street
San Francisco, CA 94103
 

WHY:

Although verification is well understood and handled by many automated approaches, debugging is fast becoming a bottleneck to productivity. Come learn more from the experts about how to find bugs efficiently.

1 | 2  Next Page »



Review Article Be the first to review this article
HP

Trimble Catalyst

Featured Video
Jobs
Sr. GIS Technical Analyst for Southern California Edison SCE Transmission and Distribution Organization at Rosemead, CA
Imagery Analyst for ARA at Albuquerque, NM -1229, NM
Inside Sales for SolidCAM at Newtown, PA
Architect for North County Transit District at Oceanside, CA
Director of Mechanical Engineering for Velodyne LIDAR at Morgan Hill, CA
Architetural Project Manager for DRA Architects at Irvine, CA
Upcoming Events
2017 GIS/CAMA Technologies Conference at Chattanooga Convention Center Chattanooga Tennessee - Mar 6 - 9, 2017
IGTF 2017 ASPRS Annual Meeting 2017 at Marriot Waterfront Baltimore Baltimore MD - Mar 11 - 17, 2017
MAPPS Federal Programs Conference at Sheraton Hall Silver Spring Maryland - Mar 13 - 15, 2017
WorldCover 2017 Conference at ESRIN Italy - Mar 14 - 16, 2017
GENEQ
Teledyne Optech
University of Denver GIS Masters Degree Online
Teledyne:
xponential2017
CADalog.com - Countless CAD add-ons, plug-ins and more.



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy