SMIC Adopts Cadence DFM Solutions for 65- and 45-Nanometer IP/Library Development and Full Chip Production

SAN JOSE, CA -- (MARKET WIRE) -- Oct 20, 2009 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, today announced that Semiconductor Manufacturing International Corporation (SMIC) has adopted Cadence® Litho Physical Analyzer and Cadence Litho Electrical Analyzer to more accurately predict the impact of stress and lithographic variability on the performance of 65- and 45-nanometer semiconductor designs. SMIC combined Cadence Litho Electrical Analyzer -- the semiconductor industry's first electrical DFM solution in production at leading semiconductor companies using process nodes from 90 nanometers to 40 nanometers -- with Cadence Physical Analyzer to create a flow that accurately predicted final silicon results.

Previously, the electrical behavior of individual cells and libraries could be pre-characterized in a single context that could be consistently applied to a given design based on the targeted process technology. At 65 nanometers and below, each placement of a cell creates its own set of physical and electrical variabilities relative to its neighboring cells or surroundings. This "context dependent variability" is emerging as a critical issue that can cause the chip to fail. Cadence Encounter® Digital Implementation System (EDI) System seamlessly integrates both the Litho Physical Analyzer and Litho Electrical Analyzer for rigorous context-dependent physical and electrical signoff of cells prior to full-chip implementation. The flow leverages model-based physical and electrical design for manufacturing (DFM) technologies to improve the quality and reliability of standard cell libraries and intellectual property (IP) cores, to increase manufacturing yield in full chips.

"The necessity to address physical and electrical variation at 65 and 45 nanometers requires a holistic approach that starts at the cell level and considers the entire context of the design," said Max Liu, VP of SMIC Design Services Center. "With the Cadence DFM flow, we could analyze cell and IP variability and accurately model their performance in real silicon. The solution also enables near-linear scalability, which is necessary for a full-chip electrical DFM verification flow."

Cadence has developed one of the industry's most complete design-side DFM prevention, analysis, and signoff methodologies, including design-side optimizations with Encounter Digital Implementation System. It is also being used for variability modeling of 32- and 28-nanometer libraries. "Fast, accurate context-dependent variability modeling of cells for both lithography and stress effects is key to implementing production-worthy designs at 65 nanometers and below," said Dr. Chi-Ping Hsu, senior vice president of research and development for the Implementation Group at Cadence. "Numerous first silicon successes have already proven the value of DFM analysis tools for high-volume semiconductor designs."

About Cadence

Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at

Cadence, the Cadence logo, and Encounter are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries. All other trademarks are the property of their respective owners.

Add to Digg Bookmark with Add to Newsvine

For more information, please contact:
Dan Holden
Cadence Design Systems, Inc.
(408) 944-7457

Email Contact

Review Article Be the first to review this article

Featured Video
Currently No Featured Jobs
Upcoming Events
Commercial UAV Expo 2016 at MGM Grand Hotel Conference Center Las Vegas NV - Oct 31 - 2, 2016
GIS-Pro 2016: URISA's 54th Annual Conference at Toronto Canada - Oct 31 - 3, 2016
24th ACM SIGSPATIAL International Conference at San Francisco Bay Area, California, USA San Francisco - Oct 31 - 3, 2016
Teledyne Optech
Teledyne: - Countless CAD add-ons, plug-ins and more.

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy