New Course Offering - STAR Yield Accelerator Class
| | Rate | Review | Notices

New Course Offering - STAR™ Yield Accelerator Class

STAR™ Yield Accelerator
Virage Logic Educational Center
October 14, 2009
9:00am - 5:00pm
Fremont, California


Reservation Deadline:
October 12, 2009
Course Cost:
$1,500 per student

Can’t make the class?
Join us for one of these upcoming dates.


November 10-11, 2009

Virage Logic’s new STAR Yield Accelerator course provides training for optimal utilization of the STAR Memory System’s capabilities, based on the test and diagnostics automation tools available from Virage Logic’s STAR Yield Accelerator software package for manufacturing test. This one-day course features a combination of interactive lectures and hands-on labs that will cover the following topics:

  • STAR Memory System Overview
  • STAR Memory System on-chip structure and basic operations
  • STAR Memory System design verification with STAR Verifier
  • Creating a pattern for memory testing (pass/fail) on ATE
  • STAR Memory System test scheduling mechanisms on the ATE
  • Creating test patterns to implement memory hard and soft repair
  • Patterns to get failing status of an individual memory (DIAGS_SEL)
  • Processing tester log files with Silicon Debugger
  • Understanding comments in WGL and parsing tester data log
  • Pattern for memory isolation (single/group memory testing)
  • Memory characterization flow
  • Understanding and creating patterns to alter TEST1 and RM settings
  • Creating alternative MARCH algorithms
  • Understanding diagnostic flows
  • Creating diagnostic patterns and analyzing results (bitmap)
  • Understanding the Yield analyzer flow
  • Learn how to create and implement the product in SoC designs for lower test costs, improved yield and shorten time-to-manufacture

STAR Yield Accelerator Class
October 14, 2009
Virage Logic Headquarters
Fremont, California
CLICK HERE TO REGISTER

Who Should Attend – New and Existing Users

The STAR Yield Accelerator course requires prior knowledge and moderate experience with the STAR Memory System. The course is intended for design engineers responsible for the generation of the test manufacturing patterns as well as for product engineers responsible for running the test on automatic test equipment (ATE) and performing diagnostics, failure analysis and yield analysis.

Seating is limited so confirm your reservation today!




Review Article Be the first to review this article
Trimble Catalyst

Harris

Featured Video
Jobs
Lead Geospatial Analyst for Alion at McLean, VA
Senior Mechanical Engineer for Verb Surgical at Mountain View, CA
Industrial Designer Intern – Spring 2017 for Nvidia at Santa Clara, CA
Principal Research Mechatronics Engineer for Verb Surgical at Mountain View, CA
CAD Systems Administrator for KLA-Tencor at Milpitas, CA
Upcoming Events
Connected Cities USA at Chicago IL - Mar 29 - 30, 2017
GeoDATA 2017 All-Ireland Showcase at Croke Park Jones' Road Dublin Ireland - Mar 30, 2017
SPTechCon 2017 at Austin Texas - Apr 2 - 5, 2017
GENEQ
Teledyne:
InterDrone2017
CADalog.com - Countless CAD add-ons, plug-ins and more.



Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy