What is Different at Magma?
We have some innovative research. Actually it is beyond research, we have development in this area. How do you accurately time 100 million gates so that you can put it into silicon and be confident? We have some serious work there that we will be able to talk about later this year. That’s kind of our story.
Is there a sweet spot for what Magma is offering?
Yes! I would say where we really shine is on what I would call larger designs, not a 500k gate design. Once we get to 20, 30, 40 up to 100 million gates, we have a big capacity advantage. Without using any hierarchy, we have seen, we have pushed through designs around five million placeable objects, which is around 20 million gate equivalence. We know that most competitive systems that we have seen can not beat that. One of my biggest competitors, once they get above about two to three million gates in a block, their execution time goes out the window and they can not finish. We have a real advantage there. We also have with that multimode, multicorner and all the new stuff we have in clocktree, we have a real advantage at 40nm as well, particularly, because we are optimizing during routing. Timing correlation has been a real problem for a lot of people in other flows at 40nm. They get the placement, every thing looks good. They get to their first detailed routing and the timing is way off, sometimes 30% to 40%. Back to the drawing board. Because we are constantly optimizing, we seem to have a real advantage there. Over a lot of designs we are seeing no more than a 5% shift in timing after placement. That’s pretty significant. That’s where we shine; big designs and designs where getting timing closure nailed down are very complex. That is the sweet spot. And low power. I do not want to forget low power.
I talked to one of the wireless guys. It was a classic meeting. He said “There was some good stuff and some stuff you guys could do better. But one thing we will say clearly is that you guys do the best low power flow. Anything where we are concerned about power, we run your flow. We turn on MVDD. We do clock gating and all of that.”
The top articles over the last two weeks as determined by the number of readers were:
The SOI Industry Consortium Announces Results of a SOI and Bulk FinFETs Comparison Study The SOI Industry Consortium today announced the results of a silicon-on-insulator (SOI) and bulk FinFETs comparison study conducted by the organization. The study has evaluated performance, process variability, and cost differences between FinFETs fabricated with junction isolation on bulk silicon wafers, and FinFETs fabricated on SOI wafers. The analysis shows that fabrication on bulk and SOI wafers is for all practical purposes equivalent in performance and cost. However, bulk-based FinFETs are much more challenging to manufacture due to increased process variability.
Sumitomo Precision Products Complete Acquisition of Aviza Technologies Sumitomo Precision Products Co., Ltd. (SPP), announced that it has acquired the majority of the assets of Aviza Technology, Inc. The acquisition was closed on Friday 16 October after completion of the process required by the US bankruptcy court with jurisdiction over Aviza's Chapter 11 filing in June 2009.
The acquisition includes Aviza's single wafer process equipment subsidiary Aviza Technology Ltd (ATL); Aviza's thermal products business; and Aviza's global sales and service assets and personnel, with the exception of IP related to atomic layer deposition (ALD) systems and process.
ATL and the other acquired assets will be merged with Surface Technology Systems plc (STS), SPP's wholly owned subsidiary, under the corporate umbrella of SPP Process Technology Systems (SPTS). ATL and STS will continue to operate separately during the integration process. A new business unit, Thermal Products Division, will be established in the USA, with focus on supporting Aviza's existing vertical furnace and APCVD customers.
Apache Design Solutions Achieves Record Q3 Bookings and Revenue Apache Design Solutions, the technology leader in power and noise solutions for chip-package-system (CPS) convergence, today announced that the company has achieved record bookings and revenue in Q3, while maintaining profitability. Q3 sales consisted of continued investments by existing tier one customers in Apache’s power and noise platforms – RedHawk, Totem, and Sentinel - and the adoption of Sentinel product line by leading packaging manufacturer. During Q3, Apache completed its acquisition of Sequence Design to expand the company’s product offering to the RTL domain.
47th Design Automation Conference Announces Calls for Submissions to Technical Program 47th DAC, the premier conference devoted to EDA, has opened the first Call for Contributions to the technical program. The 47th DAC will be held at the Anaheim Convention Center, in Anaheim, California from June 13-18, 2010. IC designers, application engineers, design flow developers, vendor-customer teams and students are invited to submit proposals for eight different areas of the technical program enumerated below. DAC is also accepting proposals for workshops and co-located events.
Other EDA News
Tiempo Chooses Verific Design Automation’s SystemVerilog Front End
Mentor Graphics Delivers Must-have Reference for the Open Verification Methodology (OVM)
Synopsys Announces 40th DesignWare Audio Codec IP
NVIDIA Adopts Synopsys Yield Explorer to Reduce Time to Volume
Ultra Communications Delivers Radiation Hardened Fiber Optic Transceivers Using Simucad's PDKs and …
REMINDER: Real Intent's CTO Speaks About Improving Electronic Design Verification Efficiency With …
REMINDER: Howard L. Martin, Zocalo Tech President, Speaks About Assertion-Based Verification at …
Magma RTL-to-GDSII Implementation Selected by Mellanox Technologies for 40-nm Multimillion-gate …
Jasper Chief Architect Ziyad Hanna Presenting At IEEE High-Level Design Conference Nov. 6, San …
EDAA/ACM SIGDA PhD Forum 2010, Dresden (Germany) Call for Submissions
TOOL Corp. Announces New Release to Layout Visualization Platform, LAVIS
IC Package Designers Boost Productivity With New Cadence Allegro SiP and IC Packaging Software
Cadence Leverages New Miniaturization Capabilities to Advance PCB Design Leadership
Real Intent Webinar on Clock Domain Crossing (CDC) Verification Available
Nov. 2: Hogan and McLellan Talk About What EDA Needs to Change for 2020 Success
FPGA based accelerator from GiDEL breaks new ground in Bioinformatics
EVE’s ZeBu-Server Supports Comprehensive Catalog of Verification Components
Mentor Graphics Analog/Mixed-Signal Simulators Enable Widex to Verify Wireless Chip for New …
Open-Silicon, MIPS Technologies, and Virage Logic Achieve High Performance ASIC Processor Design
Silicon Hive Utilizes Cadence Palladium III Solution for Highest Quality IP for Multi-Core …
REMINDER: Accellera Participates in International SoC Conference Panel on Improving Design …
Virage Logic to Report Fourth Quarter and Fiscal 2009 Financial Results on Monday, November 2, 2009
The International Society for Quality Electronic Design (ISQED) Joins the Silicon Valley …
Dassault Systemes and IBM Announce Intent to Integrate IBM PLM Sales Operation into DS
Trident Microsystems Adopts Mentor Graphics Veloce Hardware Emulator to Accelerate Time-to-Market …
Freescale and Synopsys Announce Multi-year Strategic Collaboration Agreement to Increase …
AWR Reports Record Financial Performance for First Half FY2010 Despite Uncertain Economy
QualiSystems releases feature-rich TestShell 4.1
Silicon Image Reports Third Quarter 2009 Financial Results
Media Advisory: Cadence Design Systems to Host Mixed-Signal Design Summit
TSMC Selects Calibre Physical Verification Platform for Integrated Sign-off Flow
Intel's Eric Lish Elected Chair of the Open SystemC Initiative
Be the first to review this article