MOUNTAIN VIEW, Calif., April 30 /PRNewswire-FirstCall/ -- Synopsys, Inc. (NASDAQ: SNPS), a world leader in software and IP for semiconductor design and manufacturing, today announced that Verivue, Inc. has standardized on the production-proven VMM verification methodology and VCS(R) functional verification solution, both key components of Synopsys' Discovery(TM) Verification Platform, for the verification of their flagship product, the MDX 9000 Series Media Distribution Switch. The VMM-based approach allows Verivue to implement a transaction-based verification methodology that provides reusable test environments for higher test coverage, ease-of-use and scalability from block to system-level. The combination of the VCS solution and VMM enables faster turn-around with accelerated compile times and optimized performance for system designs, contributing to a productivity boost of up to 4x over traditional approaches.
"The MDX 9000 system is architected to meet the media delivery requirements of cable operators, carriers and content delivery network providers," said Robert Ryan, vice president of Hardware Development at Verivue, Inc. "It's an extremely complex product with a large amount of functionality built into the hardware. However, VMM enabled us to quickly build testbenches to verify functional blocks, FPGAs and board netlists. VMM allowed us to create suites of pseudo-random, self-checking tests for each testbench and, as we developed the system, run regression tests to verify that it functioned as designed."
A major benefit of VMM-based verification environments is verification reuse. With VMM, Verivue is able to create fifteen "plug-and-play" transaction models that can generate large volumes of data. Engineers are able to boot the entire system as soon as the hardware becomes available. Additionally, the VMM Applications, such as Register Abstraction Layer (RAL), speed up and simplify verification.
"With hundreds of successful deployments in highly complex verification environments, VMM is the most widely used verification methodology," said Swami Venkat, senior director of Marketing in the Verification Group at Synopsys. "Engineers using VMM and VMM Applications consistently achieve higher quality verification results and greater verification productivity, as evidenced in a large number of VMM user papers and tape-outs. Synopsys continues to invest in verification methodology innovations with new technologies such as the VMM for Low Power to address complex functional verification challenges."
The VMM methodology enables chip development teams to use SystemVerilog to create comprehensive verification environments using transaction-level, coverage-driven, constrained-random and assertion-based techniques, and specifies library building blocks for interoperable verification components. The VMM methodology has been proven in production by hundreds of SoC, system, FPGA and silicon IP verification teams around the world. In addition to the VMM base class library and applications, a variety of useful resources that help improve productivity for both new and existing VMM users are available at http://www.vmmcentral.org. The VMM for Low Power (VMM-LP) extends the VMM methodology for designs that employ aggressive power management techniques; the VMM-LP book is available for download at http://www.vmmcentral.org/vmmlp.
Synopsys, Inc. (NASDAQ: SNPS) is the world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, software-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 60 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
Synopsys, Discovery and VCS are registered trademarks or trademarks of Synopsys, Inc. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
Editorial Contact: Sheryl Gulizia Synopsys, Inc. 650-584-8635 firstname.lastname@example.org Stephen Brennan MCA, Inc. 650-968-8900x114 email@example.com
Web site: http://www.synopsys.com/