HiSilicon Technologies Tapes Out 50+ Million Instance ARM Processor-based SoC Using Synopsys IC Compiler

Latest IC Compiler Innovations Meet Performance Targets on Time

MOUNTAIN VIEW, Calif., May 8, 2013 — (PRNewswire) —

Highlights:

  • HiSilicon taped out a 50+ million instance ARM® Cortex™-A15 processor-based system-on-a-chip (SoC)
  • Improved clock speed by 100 MHz through IC Compiler™ multisource clock tree synthesis (CTS) technology
  • Reduced leakage power by 10% to 20% on power-sensitive blocks with IC Compiler final-stage leakage recovery
  • Accelerated timing closure with Design Compiler® Graphical physical guidance and IC Compiler transparent interface optimization
  • Enabled faster ECO closure with PrimeTime® signoff-driven ECO guidance

Synopsys, Inc. (Nasdaq: SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced that HiSilicon Technologies, a leading end-to-end chipset solution provider for telecom network, wireless terminal and digital media, has taped out a 50+ million instance ARM® Cortex™-A15 processor based system-on-chip (SoC) using Synopsys' IC Compiler, a key component of Synopsys' Galaxy™ Implementation Platform. The latest technology innovations in IC Compiler, including improved clock tree synthesis (CTS) and faster top-level closure, were key to meeting performance and schedule on this gigascale SoC.

"At HiSilicon, we continually innovate to deliver complex SoC solutions that are well differentiated in terms of performance and functionality," said Teresa He, President, HiSilicon Technologies Co., Ltd. "We have long recognized the importance of working with leading-edge partners like Synopsys to enable us to achieve our design objectives. On this multi-million instance SoC tapeout, we used the latest technologies in the Galaxy Implementation Platform to develop a correlated and predictable design closure flow that met our aggressive performance targets for on-time delivery."

The 50+ million instance HiSilicon SoC targeting the wireless chipset market contains multiple ARM Cortex-A15 processors, peripheral logic and memories. It was implemented hierarchically and fabricated on a TSMC 28HPM process using TSMC standard cell libraries and fast cache instance memories. The high operating frequency meant that clock skew and on-chip-variation (OCV) tolerance targets were very low. At the same time, due to the tight schedule, a correlated and convergent flow for faster design closure was a key implementation requirement. HiSilicon leveraged the Synopsys High Performance Core (HPC) methodology, which utilizes several key technologies from the Galaxy Implementation Platform, on this successful tapeout, including:

  • Design Compiler Graphical physical guidance to enable correlation within 3 percent of IC Compiler
  • IC Compiler variation-aware multisource clock tree synthesis technology to achieve approximately 40 percent reduction in skew and 100 MHz improvement in operating clock speed
  • IC Compiler transparent interface optimization (TIO) to accelerate top-level timing closure for the processor clusters
  • IC Compiler final-stage leakage recovery for 10 to 20 percent leakage power reduction on power-sensitive blocks
  • PrimeTime signoff-driven ECO guidance with IC Compiler for faster ECO closure

"HiSilicon Technologies has a growing reputation as a leading chipset solution provider for the wireless and networking markets," said Antun Domic, senior vice president and general manager, Synopsys Implementation Group. "Our partnership with HiSilicon Technologies has benefitted both companies by shaping unique technologies in IC Compiler which have contributed to its growing use in the physical design space."

About Synopsys

Synopsys, Inc. (Nasdaq: SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, its software, IP and services help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems. Learn more at www.synopsys.com.

ARM, Cortex, MPCore and CoreLink are trademarks or is a registered trade mark of ARM Limited (or its subsidiaries) in the EU and/or elsewhere.

Editorial Contacts:
Sheryl Gulizia
Synopsys, Inc.                                                                  
650-584-8635                                                                   
Email Contact

Lisa Gillette-Martin
MCA, Inc.
650-968-8900 ext. 115
Email Contact 

SOURCE Synopsys, Inc.

Contact:
Synopsys, Inc.
Web: http://www.synopsys.com




Review Article Be the first to review this article

Harris

Featured Video
Jobs
Geospatial Analyst/Programmer for LANDIQ at Sacramento, California
Product Manager for CHA Consulting, Inc. at Boston, Massachusetts
Software Developer for CHA Consulting, Inc. at Norwell, Massachusetts
GIS Data Analyst for CostQuest Associates, Inc. at Cincinnati, Ohio
System Designer/Engineer for Bluewater at Southfield, Michigan
Mid-Level Mechanical Engineer for Kiewit at lenexa, Kansas
Upcoming Events
Upper Midwest Geospatial Conference (UMGEOCON) at 521 East Ave North La Crosse WI - May 23 - 24, 2018
Locate 2018 at Pier 27, The Embarcadero San Francisco CA - May 30 - 31, 2018
2nd WY UAV Symposium at UW Convention Center 2229 Grand Ave LARAMIE WY - May 30 - 31, 2018
GeoIntelligence Asia at NEW DELHI India - Jun 4 - 5, 2018
Teledyne Optech
Teledyne:



Internet Business Systems © 2018 Internet Business Systems, Inc.
25 North 14th Steet, Suite 710, San Jose, CA 95112
+1 (408) 882-6554 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation TechJobsCafe - Technical Jobs and Resumes  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy PolicyAdvertise